
2005 Microchip Technology Inc.
Preliminary
DS41265A-page 241
PIC16F946
FIGURE 19-4:
CLKO AND I/O TIMING
TABLE 19-3:
CLKO AND I/O TIMING REQUIREMENTS
Standard Operating Conditions (unless otherwise stated)
Operating Temperature
-40°C
≤ TA ≤ +125°C
Param
No.
Sym
Characteristic
Min
Typ
Max
Units Conditions
10*
TOSH2CKLOSC1
↑ to CLOUT↓
—
75
200
ns
(Note 1)
11*
TOSH2CKHOSC1
↑ to CLOUT↑
—
75
200
ns
(Note 1)
12*
TCKR
CLKO Rise Time
—
35
100
ns
(Note 1)
13*
TCKF
CLKO Fall Time
—
35
100
ns
(Note 1)
14*
TCKL2IOVCLKO
↓ to Port Out Valid
—
0.5 TCY + 20
ns
(Note 1)
15*
TIOV2CKH Port In Valid before CLKO
↑
TOSC + 200 ns
—
ns
(Note 1)
16*
TCKH2IOI
Port In Hold after CLKO
↑
0
—
ns
(Note 1)
17*
TOSH2IOVOSC1
↑ (Q1 cycle) to Port Out Valid
—
50
150*
ns
——
300
ns
18*
TOSH2IOIOSC1
↑ (Q2 cycle) to Port
Input Invalid (I/O in hold time)
3.0-5.5V
100
—
ns
2.0-5.5V
200
—
ns
19*
TIOV2OSH Port Input Valid to OSC1
↑
(I/O in setup time)
0—
—
ns
20*
TIOR
Port Output Rise Time
3.0-5.5V
—
10
40
ns
2.0-5.5V
—
145
21*
TIOF
Port Output Fall Time
3.0-5.5V
—
10
40
ns
2.0-5.5V
—
145
22*
TINP
INT Pin High or Low Time
25
—
ns
23*
TRBP
PORTA change INT High or Low Time
TCY
——
ns
*
These parameters are characterized but not tested.
Data in ‘Typ’ column is at 5.0V, 25
°C unless otherwise stated.
Note 1:
Measurements are taken in RC mode where CLKO output is 4 x TOSC.
OSC1
CLKO
I/O PIN
(Input)
I/O PIN
(Output)
Q4
Q1
Q2
Q3
10
13
14
17
20, 21
22
23
19
18
15
11
12
16
Old Value
New Value